Ultrahigh-mobility semiconducting epitaxial graphene on silicon carbide

https://doi.org/10.1038/s41586-023-06811-0

Received: 1 February 2023

Accepted: 31 October 2023

Published online: 3 January 2024

Check for updates

Jian Zhao^{1,3}, Peixuan Ji^{1,3}, Yaqi Li^{1,3}, Rui Li^{1,3}, Kaimin Zhang¹, Hao Tian¹, Kaicheng Yu¹, Boyue Bian¹, Luzhen Hao¹, Xue Xiao¹, Will Griffin², Noel Dudeck², Ramiro Moro¹, Lei Ma^{1,4} & Walt A. de Heer^{1,2,4}

Semiconducting graphene plays an important part in graphene nanoelectronics because of the lack of an intrinsic bandgap in graphene¹. In the past two decades, attempts to modify the bandgap either by quantum confinement or by chemical functionalization failed to produce viable semiconducting graphene. Here we demonstrate that semiconducting epigraphene (SEG) on single-crystal silicon carbide substrates has a band gap of 0.6 eV and room temperature mobilities exceeding 5,000 cm² V⁻¹ s⁻¹, which is 10 times larger than that of silicon and 20 times larger than that of the other two-dimensional semiconductors. It is well known that when silicon evaporates from silicon carbide crystal surfaces, the carbon-rich surface crystallizes to produce graphene multilayers². The first graphitic layer to form on the silicon-terminated face of SiC is an insulating epigraphene layer that is partially covalently bonded to the SiC surface³. Spectroscopic measurements of this buffer layer⁴ demonstrated semiconducting signatures⁴, but the mobilities of this layer were limited because of disorder⁵. Here we demonstrate a quasi-equilibrium annealing method that produces SEG (that is, a well-ordered buffer layer) on macroscopic atomically flat terraces. The SEG lattice is aligned with the SiC substrate. It is chemically, mechanically and thermally robust and can be patterned and seamlessly connected to semimetallic epigraphene using conventional semiconductor fabrication techniques. These essential properties make SEG suitable for nanoelectronics.

The graphene revolution was originally driven by the search for electronic materials that could outperform silicon⁶. Graphene, which is intrinsically a semimetal (that is, a gapless semiconductor), was considered to be a probable candidate^{7,8} following predictions that, owing to quantum confinement, graphene nanoribbons can be semiconductors^{9,10}. However, efforts to produce high-quality semiconducting ribbons were not successful¹¹. Therefore, research focused on altering the electronic structure of graphene chemically, but efforts failed to produce a viable semiconductor¹². After this, interest shifted away from graphene, towards other two-dimensional (2D) materials that are intrinsically semiconducting^{1,13}. Here we show that well-annealed epigraphene on a specific silicon carbide crystal face is a 2D semiconductor with very high mobility.

Epigraphene is graphene that spontaneously forms on silicon carbide crystals when silicon sublimates from the surface at high temperatures resulting in a carbon-rich surface that recrystallizes into graphene^{2,3}. Epigraphene on the silicon-terminated face of h-SiC has been the focus of much research^{2,3}. The first graphitic layer to grow on this surface (the buffer layer), also has the graphene lattice structure, but it is partially covalently bonded to the SiC. The lattice of this structure is rotated by 30° with respect to the SiC lattice to produce a quasi-periodic SiC_{6×6} superlattice with a lattice constant

of 1.85 nm, and it has an energy gap at the Fermi level^{14,15}, but it is disordered.

Angle-resolved photoelectron spectroscopy showed that the buffer layer produced in a confinement-controlled sublimation furnace¹⁶ is better ordered⁴ and is a potentially viable semiconductor^{4,14,17,18}. However, the mobility μ of the buffer layer was found to be only $\mu = 1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ (ref. 5) (Supplementary Information), which is small compared with that of other 2D semiconductors that have room temperature mobilities up to about 300 cm² V⁻¹ s⁻¹ (refs. 1,19).

X-ray reflection studies of the buffer layer show that the underlying SiC surface is markedly depleted of silicon^{20,21}. This can be expected because the buffer layer is produced by the thermal depletion of silicon at high temperatures. The buffer layer is found to have a perfect graphene structure; however, the bonding to the substrate is disordered resulting in small mobilities^{5,22}.

Here we demonstrate a quasi-equilibrium production method that produces high-quality semiconducting epigraphene (SEG) on macroscopic domains with a band gap of 0.6 eV and room temperature mobilities up to $\mu = 5,500 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, which is ten times greater than that of silicon and a factor of 20 greater than that which is theoretically possible with any other 2D semiconductor reported to date¹⁹. Moreover, SEG is atomically registered with the SiC lattice and

¹Tianjin International Center for Nanoparticles and Nanosystems, Tianjin University, Tianjin, People's Republic of China. ²School of Physics, Georgia Institute of Technology, Atlanta, GA, USA. ³These authors contributed equally: Jian Zhao, Peixuan Ji, Yaqi Li, Rui Li. ⁴These authors jointly supervised this work: Lei Ma, Walt A. de Heer. ^{Se}e-mail: lei.ma@tju.edu.cn; walt.deheer@gatech.edu



Fig. 1 | **SEG production. a**, Schematic of a CCS furnace with two 3.5 mm × 4.5 mm SiC chips inside a closed cylindrical graphite crucible that is supplied with a leak inside a quartz tube. The crucible is heated by an eddy current induced by in the coil by a radiofrequency source. **b**, The two chips are stacked with the C face of the bottom chip (source) facing the Si face of the top chip (seed). At high temperatures, a slight temperature difference between the chips causes a net mass flow from the bottom chip to the top chip resulting in the growth of large terraces on the seed chip by step flow and on which a uniform SEG film grows. **c**, SEG is grown in three stages. In stage I, the chip is heated to 900 °C in a vacuum

patternable using conventional methods, making it an ideal platform for 2D nanoelectronics 8 .

SEG production

Conventional epigraphene and buffer layer are grown in a confinementcontrolled sublimation (CCS) furnace¹⁶ (Fig. 1a,b), in which a 3.5 mm × 4.5 mm semi-insulating SiC chip is annealed in a cylindrical graphite crucible in an Ar atmosphere of 1 bar at temperatures ranging from 1,300 °C to 1,600 °C (Fig. 1c and Extended Data Fig. 1). The crucible is supplied with a small leak. The rate at which the silicon escapes from the crucible determines the rate at which graphene forms on the surface. Therefore, the growth temperature and the graphene formation rates are controlled. If the leak is sealed, then the graphene growth is strongly suppressed.

Graphene growth can be inhibited in the sandwich method or faceto-face method^{5.23} (Supplementary Information), in which two chips are stacked, typically with the Si face of one chip facing the Si face of the other. In 1 bar of Ar, no silicon can diffuse out of the micrometerscale gap between the chips so that the 1:1 Si:C stoichiometry is maintained, even at high temperatures at which the Si evaporation rates from the surfaces are high. Under these conditions, substantial step flow and step bunching are observed²⁴ (Fig. 1c and Extended Data Fig. 2). Step bunching is the process in which the substrate surface steps owing to the unavoidable slight miscut of the crystal, which is nominally cut along the (0001) face, merge to produce large atomically flat (0001) terraces bounded by proportionally high steps (Extended Data Fig. 4).

We observe that when the Si face opposes a C face, large atomically flat terraces that are uniformly covered with a buffer layer grow at temperatures around 1,600 °C in an ultrapure Ar atmosphere of 1 bar

for about 25 min to clean the surface; in stage II, heating the sample to 1,300 °C for about 25 min in 1 bar of Ar produces a regular array of bilayer SiC steps and approximately 0.2- μ m wide terraces. SEG-coated (0001) terraces grow in stage III at 1,600 °C in 1 bar of Ar, in which step bunching and step flow produce large atomically flat terraces on which a buffer layer grows in quasi-equilibrium conditions established between the C face and the Si face. The large SEG-coated (0001) terraces are explained in terms of their very large stability. RT, room temperature. Scale bars, 2.5 μ m (c, stage I and II); 10 μ m (c, stage III).

(Fig. 1c). Although the Si vapour pressure dominates, at T > 1,600 °C, the vapour pressures of Si₂C and SiC₂ are already sufficient to promote notable SiC transport from the C face to the Si face²⁵. This process differs from the conventional nonequilibrium CCS method in which the Si face is continuously depleted of Si. The original experiments (Supplementary Information) were conducted by the Tianjin group using semi-insulating SiC chips in which the bottom chip (Fig. 1) was coated with a polymer to produce large SEG-coated (0001) terraces (Supplementary Information). The graphitized polymer probably causes the bottom chip to become slightly hotter (see below). Samples produced by this method were used in the transport measurements reported here.

The face-to-face method is closely related to the physical vapour sublimation process for silicon carbide crystal production in which the source SiC crystallites at high temperatures in an Ar-filled graphite crucible sublimate and the vapours condense on a cooler SiC seed crystal to produce perfect SiC crystals with large terraces²⁶, so the large terrace formation can be expected in our system.

The most relevant parameters are the temperature *T*, the temperature difference between the chips ΔT and the annealing time *t*, which is typically 1–2 h for *T* = 1,600–1,700 °C. The temperature difference ΔT depends on the crucible design, which is estimated to be of the order of 10 °C, to provide a vapour pressure differential between the two chips required for sufficient mass transport (Methods and Extended Data Fig. 1c). Guided by these principles, alternative crucible designs, chip configurations and annealing processes were tested that do not require a polymer-coated chip (see also Methods and Supplementary Information).

In summary, we found evidence that a thin Si film forms on the hotter C face, in the C face to Si face configuration, whereas large SEG-coated (0001) facets grow on the Si face. Therefore, Si that is missing from the



Fig. 2 | SEG characterization demonstrating high coverage of well-ordered, graphene-free, crystallographically aligned SEG, with a well-defined bandgap. a, Composite electron microscope image of a full $3.5 \text{ mm} \times 4.5 \text{ mm}$ wafer. The SEM is tuned to provide a vivid contrast between SiC (white areas) and SEG (grey areas). Approximately 80% of the surface is covered with SEG. Graphene would show up as dark patches (the black spots seen here are dust particles). The largest step-free areas are about $0.5 \text{ mm} \times 0.3 \text{ mm}$. **b**, Low-temperature atomic resolution STM image of SEG showing the graphene honeycomb lattice (green) that is spatially modulated with a (6×6)_{sic} superperiodic structure (red rhombus and purple hexagons) corresponding to the SEG height modulation of about 100 pm (ref. 4) because of the partial covalent bonding to the substrate. **c**, LEED of SEG showing the characteristic $6\sqrt{3} \times 6\sqrt{3}$ R30° diffraction pattern of the SEG lattice, which shows its graphene-crystal structure and the crystallographic alignment of the SEG with respect to the SiC substrate atoms. There is no trace of graphene that is abundant in conventionally produced buffer-layer samples. **d**, Raman map of a 50 μ m × 50 μ m area with a resolution of 1 μ m measuring the intensity ratio I_{2D}/I_G at 2,680 cm⁻¹ and at 1,620 cm⁻¹. For graphene, $I_{2D}/I_G \approx 2$. The red arrow corresponds to the red spectrum taken at the spot at which the intensity ratio is the largest in the 2,500 cm⁻¹ spectra in the map demonstrating the absence of any graphene on the surface as confirmed with other probes. **e**, Low-temperature STS of SEG, showing the 0.6 eV band gap of SEG (blue line) compared with the calculated DOS of SEG (red dashed line). There is no measurable intensity in the gap indicating a low density of impurity states. a.u., arbitrary units. Scale bars, 1 nm (**b**); 10 μ m (**d**).

Si face, may condense on the C face to conserve the stoichiometry. Experimentally, only SEG is formed, and there is no evidence of graphene. We also find that large SEG-coated (0001) terraces also form on the Si face, when the temperature gradient is inverted so that the Si face is hotter than the C face and mass transport is from the Si face (source) to the C face (seed). Apparently, in this inverted crystal growth, the substrate steps evaporate from the source to leave large (0001) terraces on the Si face. Furthermore, in an Si face-to-face configuration, we find that the large SEG-coated terraces form on the hotter Si face and not on the cooler Si face. Moreover, in experiments using a single chip and in which bulk silicon is introduced into the crucible to produce a silicon-vapour-saturated environment in the crucible, the Si face of the chip is partly coated with SEG (Methods and Extended Data Fig. 3) and no graphene is found on the C face.

From these experiments, we conclude that the SEG-coated (0001) facet is more stable than any other SiC facet and, specifically, more stable than a bare (0001) face, implying that in principle it should be possible to produce wafer-scale single-crystal SEG.

SEG characterization

SEG is investigated on all relevant length scales. On the 100 nm to the 1 mm scale, scanning electron microscopy (SEM) provides a high contrast that distinguishes bare SiC, SEG and graphene²⁷ (Fig. 2a). On the nanometre scale, graphene and SEG are also readily identified in scanning tunnelling microscopy (STM) by its SiC_{6x6} modulation (Fig. 2b). Low-energy electron diffraction (LEED) is used to identify SEG and to verify its atomic registration with the SiC substrate² (Fig. 2c). LEED is also used to distinguish SEG from graphene². Raman spectroscopy (1–100 μ m) is very sensitive to graphene and SEG, and traces of graphene are easily identified by its intense characteristic 2D peak^{28,29} (Fig. 2d). Lateral force microscopy (LFM) distinguishes SEG from SiC and graphene in 10-µm scale scans. Atomic force microscopy (AFM), SEM and optical microscopy can reveal surface steps. AFM is used to measure the amplitude of the steps (Extended Data Fig. 4). Using a combination of these measurements, we find that there is no evidence for graphene either on the plateaus or on the substrate steps in samples



Fig. 3 | **Transport properties of oxygen-coated SEG Hall bars. a**, The increase in conductivity with increasing temperature is attributed to the increasing ionization of an adsorbed monolayer oxygen on the surface. **b**, Charge density versus temperature. **c**, Arrhenius plots of charge density versus inverse temperature (equation (2)). The uniform slopes are consistent with an activation energy of 120 meV for the thermal ionization of the physisorbed oxygen. Linear extrapolations converge to about 1,500 × 10¹² cm⁻² corresponding to the density of an oxygen monolayer (large red circle). The reduced low-temperature slope of sample 3 is consistent with a 60% coverage of residual photoresist with a 10-meV activation energy. d, Hall mobilities with dramatic increase with increasing temperature (2–5,500 cm² V⁻¹ s⁻¹) as explained below. **e**, Thermal charge transfer of electrons (red dots) from the SEG to the oxygen monolayer (oxygen) causing the SEG to become hole-doped (green dots). **f**, Transition

produced in the face-to-face method as described here. As shown in Fig. 2a, the surfaces are either coated with SEG or they are bare SiC. Figure 2e shows a cryogenic STM image that maps the density of states (DOS) of SEG as a function of the Fermi energy. The image shows a well-defined band gap of 0.6 eV. There are no detectible states in the band gap in contrast to the buffer-layer samples produced by the conventional sublimation methods²².

SEG transport properties

Preliminary measurements of top-gated field-effect transistors (Methods and Supplementary Information) showed ambipolar properties with an on-off ratio of about 10^4 . However, the mobility is only $22 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$. It is limited by scattering from the top-gate dielectric that led to the investigation of SEG devices doped by charge transfer from adsorbed molecules to exhibit the intrinsic transport properties of SEG.

A series of transport measurements on SEG Hall bars were patterned using two different methods. The samples were p-doped with ambient air in pure oxygen or in pure oxygen and with ultraviolet radiation. In this way, room temperature charge densities *n* from $n = 4 \times 10^{12}$ cm⁻² to 4×10^{13} cm⁻² were achieved. We are specifically interested in oxygen doping because it markedly p-dopes the buffer layer (and SEG), and it is the only atmospheric gas that is stably absorbed on the buffer layer as demonstrated in a previous study⁵; annealing at 400 °C in a vacuum is required to desorb the oxygen (see also Supplementary Information). from low-mobility hopping transport using localized states in the band gap to high-mobility band transport, shown here in terms of electron transport (hole transport is formally equivalent). Similar processes occur in semiconductors in which defects produce localized impurity states in the band gap. At low temperatures and charge densities, the Fermi level is in the bandgap ($E_{\rm FI}$) and transport is dominated by hopping from one localized state to the other resulting in low mobilities. With increasing temperature, the charge density increases as shown in **b**, causing the Fermi level to rise above the conduction band edge (E_c) so that the transport transitions to high-mobility band transport. Therefore, the transition charge density (and hence the transition temperature) depends on the defect density, which is about 0.27×10^{11} cm⁻² for sample 4, 4.3×10^{12} cm⁻² for sample 2. Details of the various samples are explained in the text.

The measurements were performed in a cryostat superconducting magnet at temperatures ranging from 100 K to 300 K. At each temperature, the magnet was swept from B = -3 T to +3 T for Hall measurements to determine the charge densities. Conductivities σ were determined from four-point measurements, and the Hall mobilities μ were determined from $\sigma = ne\mu$, where e is the electric charge. In 2D materials, resistivities are expressed in ohms and conductivities in siemens.

The conductivities of the samples (Fig. 3a) show a monotonic increase with increasing temperature. The room temperature conductivities range from 1×10^{-3} S to 8×10^{-3} S corresponding to resistivities ρ from 125 Ω to 330 Ω . The low-temperature values are up to a factor of 1,000 smaller. Charge densities (Fig. 3b) range from about 0.2×10^{12} cm⁻² to 40×10^{12} cm⁻². The STS measurements (Fig. 2e) show that SEG is intrinsically charge neutral, so that the charging is caused by environmental gasses (including trace volatile organic compounds) and by residual resistance from lithographic processing³⁰. The mobility (Fig. 3c) generally increases with increasing temperature tending to saturate at higher temperatures. The maximum measured mobility is 5,500 cm² V⁻¹ s⁻¹. The room temperature SEG conductivities, charge densities and mobilities are all within the ranges that are typical for epigraphene. However, the temperature dependences are similar to that of a doped semiconductor with deep acceptor states as elaborated below.

A semi-log plot of the charge densities plotted as a function of $10^4/T$ in Fig. 3c shows Arrhenius behaviour. Note that the charge density *n* of a p-type semiconductor with a doping density of N_0 is given by³¹



Fig. 4 | **Predicted SEG field-effect characteristics. a**, Predicted SEG channel resistivity using the calculated DOS, with an SEG mobility of 4,000 cm² V⁻¹s⁻¹ assuming an ideal dielectric, which predicts a room temperature on-offratio

$$n = \frac{N_0}{1 + g \times \exp\left(\frac{E_{\rm A} - E_{\rm F}}{kT}\right)} \tag{1}$$

where k is the Boltzmann's constant, E_F is the Fermi level, E_A is the acceptor energy level and g is the acceptor degeneracy. For a level with g = 1, at low temperatures ($E_A - E_F \gg kT$),

$$n \approx N_0 \exp\left(-\frac{\Delta E}{kT}\right)$$
 (2)

Equation (1) is derived for the ionization of acceptor states in a semiconductor³¹, but the thermodynamics is similar for the ionization of neutral molecules on a 2D surface. From Fig. 3c, we find that $\Delta E = 0.12 \pm 0.02$ eV. We also find that $N_0 \approx 1.500 \times 10^{15}$ cm⁻², which is close to the estimated oxygen density of an oxygen monolayer³² (that is, 1.400×10^{15} cm⁻²; Fig. 3, large red circle) consistent with the model that the p-doping is because of an approximately complete oxygen monolayer. Variations in ΔE and N_0 are probably caused by partial coverage of trace environmental volatile aromatic molecules that are readily absorbed on graphitic materials reducing the oxygen coverage and affecting its ionization energy³³. The two slopes observed in sample 1 (Fig. 3d) are probably because of a significant (about 60%) coverage of residual photoresist material that causes the p-doping of SEG³⁴ at the low temperatures because of its small $\Delta E = 0.035$ eV as determined from the slope.

The mobilities of samples 2, 3 and 4 show a steep rise followed by a plateau at transition temperatures $T_{\rm tr} = 250$ K, 190 K and 150 K, respectively. The corresponding transition charge densities $n_{\rm tr}$ are 17×10^{12} cm⁻², 4.3×10^{12} cm⁻² and 0.27×10^{12} cm⁻². The mobilities at low charge densities are because of localized defect states in the band gap³⁵ (Fig. 3e,f). The localized states are filled as the charge density is increased, after which the transport transitions to high-mobility band transport so that $n_{\rm tr}$ is a measure of the density of the defect state. This process has been observed in 2D semiconductors³⁵, and it contributes to the subthreshold rise in thin film transistors³⁶. In CCS-produced buffer layers, the transport in the bandgap has been identified as variable-range hopping⁵ (Supplementary Information).

Sample 4 was produced with a shadow mask that explains its small defect density. Sample 9 (Fig. 3a) was produced by draping four gold-leaf contacts over an unprocessed ribbon and its conductivity is large and similar to that of sample 4; however, it was not in a Hall bar configuration so that its charge density and mobility could not be measured. Sample 2 was produced using oxygen and ultraviolet light exposure, which explains its large defect density and relatively low mobility. The decreasing mobility with increasing charge density



that exceeds 10⁶. **b**, Charge density versus $E_{\rm F}$. The turn-on voltages for the N and P branches at T = 300 K are predicted to be +0.34 V and -0.23 V, respectively.

in the post-threshold plateau of samples 2–4 is reminiscent of charge impurity scattering in graphene³⁷. Samples 5–7 have large mobilities that increase with increasing temperature and a charge density that seems to saturate, which we do not understand at present.

From the measured semiconducting and the DOS, we can predict the response of a field-effect transistor (Fig. 4). The channel conductivity can be expressed as $\sigma(V_g) = n_e e\mu_e + n_h e\mu_h$, where n_e is the electron density and n_h is the hole density³⁸:

$$n_{\rm e,h}(E_{\rm F},T) = \pm \int_{E_{\rm F}}^{\pm\infty} D(\varepsilon) F_{\rm e,h}(E_{\rm F},T,\varepsilon) d\varepsilon$$
(3)

where $F_{e,h}$ are the electron and hole Fermi functions and DOS $D(\varepsilon)$ is from Fig. 3c (red dashed line), with $\mu = 4,000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, an on-off ratio of 10⁶ (Fig. 4a) and a subthreshold slope of 60 mV per decade (Fig. 4b), which are sufficient for digital electronics³⁹. An actual SEG field-effect transistor is shown in the Methods in which the on-off ratio is already 10⁴, but its field-effect mobility μ_{FET} is only 22 cm² V⁻¹ s⁻¹ primarily because of the disorder caused by the dielectric and large Schottky barriers at the contacts.

Conclusion

The exclusive focus of epigraphene nanoelectronics research, predating mainstream graphene research^{40,41}, was to develop a 2D nanoelectronics platform to succeed in silicon electronics⁸. The lack of a band gap in graphene was considered to be the main hurdle³⁹. Here we have demonstrated that a well-crystallized buffer layer is an excellent 2D semiconductor with a band gap of 0.6 eV and with room temperature mobilities larger than that of all current 2D semiconductors. A prototype FET has an on-off ratio of 10^4 (Methods and Extended Data Fig. 8), which may reach 10^6 in optimized devices.

SiC is an important commercial semiconductor that is compatible with conventional microelectronics processing methods⁴² and THz applications⁴³. Moreover, epigraphene can be nanopatterned, which is not possible with graphene on other substrates because of pervasive edge disorder⁴⁴. By contrast, the epigraphene edges turn out to be excellent one-dimensional conductors⁴⁵. SEG can be intercalated with a wide range of atoms and molecules to form a wide range of materials with useful electronic and magnetic properties⁴⁶.

Future work will primarily focus on reliably producing macroscopic terraces with viable dielectrics that do not severely reduce the mobility^{47,48}, managing the Schottky barriers and developing schemes to produce integrated circuits. In the Methods, we briefly touch several of these points, where we convert SEG into quasi-free-standing graphene (Extended Data Figs. 5 and 6) by intercalating hydrogen⁴⁹ so that seamless SEG and quasi-free-standing graphene junctions are realized mitigating interconnect problems¹⁷ (Methods, Extended Data Fig. 7 and Supplementary Information). In conclusion, SEG provides opportunities in 2D nanoelectronics with a marked potential to become commercially viable in the future.

Online content

Any methods, additional references, Nature Portfolio reporting summaries, source data, extended data, supplementary information, acknowledgements, peer review information; details of author contributions and competing interests; and statements of data and code availability are available at https://doi.org/10.1038/s41586-023-06811-0.

- Schwierz, F., Pezoldt, J. & Granzner, R. Two-dimensional materials and their prospects in transistor electronics. Nanoscale 7, 8261–8283 (2015).
- Van Bommel, A. J., Crombeen, J. E. & Van Tooren, A. LEED and Auger electron observations of the SiC(0001) surface. Surf. Sci. 48, 463–472 (1975).
- Norimatsu, W. & Kusunoki, M. Growth of graphene from SiC{0001} surfaces and its mechanisms. Semicond. Sci. Technol. 29, 064009 (2014).
- Nair, M. et al. Band gap opening induced by the structural periodicity in epitaxial graphene buffer layer. Nano Lett. 17, 2681–2689 (2017).
- Turmaud, J.-P. Variable Range Hopping Conduction in the Epitaxial Graphene Buffer Layer on SiC(0001). Georgia Institute of Technology, PhD thesis (2018).
- Chen, A., Hutchby, J., Zhirnov, V. & Bourianoff, G. (eds) Emerging Nanoelectronic Devices (Wiley, 2015).
- de Heer, W. A., Berger, C. & First, P. N. Patterned thin film graphite devices and method for making same. US patent 7,015,142 B2 (2006).
- Berger, C. et al. Ultrathin epitaxial graphite: 2D electron gas properties and a route toward graphene-based nanoelectronics. J. Phys. Chem. B 108, 19912–19916 (2004).
- Nakada, K., Fujita, M., Dresselhaus, G. & Dresselhaus, M. S. Edge state in graphene ribbons: nanometer size effect and edge shape dependence. *Phys. Rev. B* 54, 17954–17961 (1996).
- Das Sarma, S., Adam, S., Hwang, E. H. & Rossi, E. Electronic transport in two-dimensional graphene. *Rev. Mod. Phys.* 83, 407–470 (2011).
- Han, M. Y., Özyilmaz, B., Zhang, Y. & Kim, P. Energy band-gap engineering of graphene nanoribbons. *Phys. Rev. Lett.* 98, 206805 (2007).
- Stergiou, A., Cantón-Vitoria, R., Psarrou, M. N., Economopoulos, S. P. & Tagmatarchis, N. Functionalized graphene and targeted applications – highlighting the road from chemistry to applications. *Prog. Mater Sci.* **114**, 100683 (2020).
- Chhowalla, M., Jena, D. & Zhang, H. Two-dimensional semiconductors for transistors. Nat. Rev. Mater. 1, 16052 (2016).
- Emtsev, K. V., Speck, F., Seyller, Th., Ley, L. & Riley, J. D. Interaction, growth, and ordering of epitaxial graphene on SiC{0001} surfaces: a comparative photoelectron spectroscopy study. *Phys. Rev. B* 77, 155303 (2008).
- Riedl, C., Coletti, C. & Starke, U. Structural and electronic properties of epitaxial graphene on SiC(0001): a review of growth, characterization, transfer doping and hydrogen intercalation. J. Phys. D 43, 374009 (2010).
- de Heer, W. A. et al. Large area and structured epitaxial graphene produced by confinement controlled sublimation of silicon carbide. *Proc. Natl Acad. Sci. USA* **108**, 16900–16905 (2011).
- 17. de Heer, W. A. Graphene transistor. US patent 9,171,907 B2 (2015).
- Nevius, M. S. et al. Semiconducting graphene from highly ordered substrate interactions. Phys. Rev. Lett. 115, 136802 (2015).
- Cheng, L., Zhang, C. & Liu, Y. Why two-dimensional semiconductors generally have low electron mobility. *Phys. Rev. Lett.* **125**, 177701 (2020).
- Emery, J. D. et al. Chemically resolved interface structure of epitaxial graphene on SiC(0001). Phys. Rev. Lett. 111, 215501 (2013).
- Conrad, M. et al. Structure and evolution of semiconducting buffer graphene grown on SiC(0001). Phys. Rev. B 96, 195304 (2017).
- 22. Goler, S. et al. Revealing the atomic structure of the buffer layer between SiC(0001) and epitaxial graphene. *Carbon* **51**, 249–254 (2013).

- Tairov, Y. M. & Tsvetkov, V. F. Progress in controlling the growth of polytypic crystals. Prog. Cryst. Growth Charact. 7, 111–162 (1983).
- Bao, J., Yasui, O., Norimatsu, W., Matsuda, K. & Kusunoki, M. Sequential control of step-bunching during graphene growth on SiC (0001). *Appl. Phys. Lett.* **109**, 081602 (2016).
- Honstein, G., Chatillon, C. & Baillet, F. Thermodynamic approach to the vaporization and growth phenomena of SiC ceramics. I. SiC and SiC–SiO2 mixtures under neutral conditions. *J. Eur. Ceram.* Soc. 32, 1117–1135 (2012).
- Müller, G. & Friedrich J. in Encyclopedia of Condensed Matter Physics (eds Bassani, F. et al.) 262–274 (Elsevier, 2005).
- Huang, L. et al. High-contrast SEM imaging of supported few-layer graphene for differentiating distinct layers and resolving fine features: there is plenty of room at the bottom. Small 14, 1704190 (2018).
- Ferrari, A. C. et al. Raman spectrum of graphene and graphene layers. Phys. Rev. Lett. 97, 187401 (2006).
- Kunc, J., Hu, Y., Palmer, J., Berger, C. & de Heer, W. A. A method to extract pure Raman spectrum of epitaxial graphene on SiC. Appl. Phys. Lett. 103, 201911 (2013).
- Gammelgaard, L. et al. Graphene transport properties upon exposure to PMMA processing and heat treatments. 2D Mater. 1, 035005 (2014).
- Donato, N. & Udrea, F. Static and dynamic effects of the incomplete ionization in superjunction devices. *IEEE Trans. Electron Devices* 65, 4469–4475 (2018).
- Vallejos-Burgos, F., Coudert, F.-X. & Kaneko, K. Air separation with graphene mediated by nanowindow-rim concerted motion. *Nat. Commun.* 9, 1812 (2018).
- Li, M. et al. Electronically engineered interface molecular superlattices: STM study of aromatic molecules on graphite. *Phys. Rev. B* 76, 155438 (2007).
- 34. Sul, O. et al. Reduction of hole doping of chemical vapor deposition grown graphene by photoresist selection and thermal treatment. *Nanotechnology* **27**, 505205 (2016).
- Jariwala, D. et al. Band-like transport in high mobility unencapsulated single-layer MoS2 transistors. Appl. Phys. Lett. 102, 173107 (2013).
- Li, J.-T. et al. Localized tail state distribution and hopping transport in ultrathin zinc-tinoxide thin film transistor. Appl. Phys.Lett. 110, 023504 (2017).
- 37. Chen, J. H. et al. Charged-impurity scattering in graphene. Nat. Phys. 4, 377–381 (2008).
- 38. Kittel, C. Introduction to Solid State Physics, 8th edn (2004, Wiley).
- 39. Schwierz, F. Graphene transistors. Nat. Nanotechnol. 5, 487-496 (2010).
- de Heer, W. A. Patterned graphene nanoelectronics. Georgia Tech Library Archive. https:// doi.org/10.35090/gatech/69985 (2022).
- de Heer, W. A. The invention of graphene electronics and the physics of epitaxial graphene on silicon carbide. *Phys. Scr.* 2012, 014004 (2012).
- Maboudian, R., Carraro, C., Senesky, D. G. & Roper, C. S. Advances in silicon carbide science and technology at the micro- and nanoscales. J. Vacuum Sci. Technol. A 31, 050805 (2013).
- Schlecht, M. T. et al. An efficient terahertz rectifier on the graphene/SiC materials platform. Sci. Rep. 9, 11205 (2019).
- Epping, A. et al. Insulating state in low-disorder graphene nanoribbons. Phys, Status Solidi 256, 1900269 (2019).
- Prudkovskiy, V. S. et al. An epitaxial graphene platform for zero-energy edge state nanoelectronics. Nat. Commun. 13, 7814 (2022).
- Briggs, N. et al. Epitaxial graphene/silicon carbide intercalation: a minireview on graphene modulation and unique 2D materials. *Nanoscale* 11, 15440–15447 (2019).
- Gigliotti, J. et al. Highly ordered boron nitride/epigraphene epitaxial films on silicon carbide by lateral epitaxial deposition. ACS Nano 14, 12962–12971 (2020).
- Ottapilakkal, V. et al. Thermal stability of thin hexagonal boron nitride grown by MOVPE on epigraphene. J. Cryst. Growth 603, 127030 (2023).
- Speck, F. et al. The quasi-free-standing nature of graphene on H-saturated SiC(0001). Appl. Phys. Lett, 99, 122106 (2011).

Publisher's note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s), author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

© The Author(s), under exclusive licence to Springer Nature Limited 2024

Methods

SEG production

SEG-coated SiC chips used for transport measurements were produced in a closed cylindrical high-purity graphite crucible, 14 mm long and 10 mm in diameter with a bore size of 5.5 mm. The crucible is closed with a cap with a 1-mm hole (Fig. 1a). The crucible is placed in a quartz tube and heated inductively. The temperatures are monitored and controlled using an optical pyrometer. The typical sandwich is composed of two 3.5×4.5 mm SiC chips, in which the Si face of the top chip (seed) faces the C face of the bottom chip (source). The Si face of the source chip (specifically not between the chips) may be coated with a polymer that most probably causes its temperature to be slightly higher than that of the top chip.

The sandwich is placed in the crucible and annealed in three phases as shown in Fig. 1. In the first phase, they are cleaned of surface contaminants in high vacuum at 900 °C followed by a high-temperature pre-growth annealing step at 1,300 °C, in 1 bar of ultrahigh-purity Ar. This causes the surface of the Si face of the top chip to develop a regular stepped structure (Fig. 1c, middle). In the final annealing step at about 1,600 °C, the Si face of the top chip develops large atomically flat terraces (Fig. 1c, right) that are covered with a buffer layer (Fig. 2a).

The graphitized polymer helps in establishing the required temperature differential between the top and the bottom chips. However, similar results have also been obtained without the polymer coating in a vertical furnace (Extended Data Fig. 1a) in which the temperature gradient is controlled by the location of the sandwich in the crucible. A specific temperature difference within the relatively narrow annealing temperature window is found to be important. Although nominally the C face of the bottom chip is free of graphene, it becomes fully covered with graphene, with certain polymer coatings (Supplementary Information). The Si face of the top chip always has a buffer layer covered with step-free terraces; the covering is not always complete, especially in the middle of the chip. This may be because of an increased Si vapour pressure. The size of the terraces and buffer-layer coverage varies considerably depending on the temperature and annealing time, polymer coating, SiC doping, SiC polytypes and miscut size and direction. Current research focuses on optimizing these parameters, as well as developing alternative crucible designs in which the temperature gradient is better controlled and with chips supplied with corrals that define growth areas⁵⁰.

Extended Data Fig. 1a shows an alternative crucible design to study the effects of the temperature gradient in which the gradient increases from the middle to the top of the crucible, as confirmed by numerical simulations of the temperatures. This configuration is also used to demonstrate the mass transport from the hotter source chip to the cooler seed chip. For example, Extended Data Fig. 1b shows optical images of the surfaces of the Si-face seed chip superimposed on a mirror image of the C-face source chip, which shows their complementary nature: material that is removed from the hotter C-face chip is deposited on the cooler Si-face chip. The C-face image has been shifted slightly for clarity. We also find that when the temperature gradient is inverted, the Si face is still covered with SEG (however, the terraces are small). This further verifies that the SEG-covered Si face is remarkably stable.

Extended Data Fig. 2 shows inverted growth of SEG. Here we see that the source chip (Extended Data Fig. 2a) has relatively small regular terraces (about 10 μ m) that are covered with SEG (darker areas), whereas in the seed chip, (Extended Data Fig. 2b) the surface is irregular. Contrast-enhanced optical images of the source chip (Extended Data Fig. 2c) show a regular array of parallel substrate steps, whereas the step structure is highly distorted on the seed chip. Note that the large steps (dark lines) of the source chip are mirrored on the seed chip, which suggests that the source chip surface morphology is imprinted on the seed chip. Hence, in contrast to the Si-face to C-face configuration, large terraces do not form on either chip. Moreover, SEG forms on the source chip rather than on the seed chip.

We further find that SEG is stable in saturated silicon vapour. To show this, we placed a single chip in a closed graphite crucible that had been saturated with silicon. As shown in Extended Data Fig. 3a, after annealing the Si face is covered with SEG (darker areas); however, the terraces are small.

We have also observed that in the standard C-face source to Si-face seed configuration, Si is deposited on the C-face, whereas SEG forms on the Si face.

These observations lead us to conclude that the SEG-coated (0001) face is much more stable than the bare (0001) face and much more stable than all other SiC crystal faces. That is why when SiC is deposited from the C-face source – in which the evaporation rates are known to be larger than from the Si-face – the newly deposited material favours SEG-coated (0001) facets.

Surface characterization

SEG and QFSG samples were characterized using an AFM (Park Systems NX10 with 50 \times 50 µm scanning range) in non-contact mode for topology and contact mode for LFM measurements to identify graphene (Extended Data Fig. 4). Microscopy measurements were done using an SEM (Hitachi SU3500, 15 kV). Raman spectrometry was performed using a 532-nm laser with a spatial resolution of 1 µm (Fig. 2d). STM and STS measurements were taken using a cryogenic scanning probe microscope (PanScan Freedom) (Fig. 2b,e). LEED measurements were taken at the Georgia Tech Epigraphene Keck Lab (Fig. 2c). The representative SEM chip image (Fig. 2a) was made with a LEO 1530 FE-SEM (2 nm resolution), at 3 kV in in-lens mode.

Extended Data Fig. 4 (top and middle) shows an SEM image of an atomically flat (0001) 300- μ m wide terrace between two 100-nm high steps. An LFM scan was taken over the width of the terrace (white dotted line). No substrate steps were observed in that scan. Furthermore, 10 μ m × 10 μ m LFM maps were made at three locations (a, b and c), and no substrate steps or graphene patches were found, which confirms the SEM image and Raman spectroscopy of the terrace.

Sample production

To produce Hall bars, photoresist S1805 was spin-coated on the Si face of the top chip, which was then photolithographically patterned using a direct laser writer (SVG-Micro 100).

Bare SEG samples were heated to 200 °C for 20 min and rapidly cooled to room temperature in a nitrogen flow. Subsequently, 3.5 μ L of S1813 photoresist was spin-coated on the 3.5 mm × 4.5 mm SiC chips and subsequently heated to 115 °C for 1 min. The samples were then exposed to a 405-nm laser using a 50× objective lens in 25 ms steps, after which the sample was heated to 120 °C for 2 min. The exposed samples were developed in a 6 wt% sodium hydroxide solution for 19 s at 22 °C after which they were baked at 110 °C for 10 min.

After e-beam metal deposition, the sample was soaked in acetone for at least 24 h. During that time, the acetone was refreshed several times. An acetone-filled syringe was used to accelerate the lift-off process. After the lift-off was complete, the samples were rinsed in isopropanol and dried in a purified dry nitrogen flow.

Samples 6 and 7 were subsequently oxygen-doped by exposure to air. Sample 5 was treated with oxygen and ultraviolet light. The oxygen flow was 0.1SCCM, and the sample was kept under ultraviolet radiation for 2 min at room temperature. We chose oxygen because it is safe, easy to use and stable on SEG as has been previously demonstrated⁵ (Supplementary Information). Moreover, the charge densities can be varied over an order of magnitude, and it is easily removed by annealing in a vacuum at moderate temperatures. By contrast, ammonia, (n-dopant) similar to several other graphene dopants, rapidly desorbs at room temperature⁵ (Supplementary Information). Other dopants will be studied in future comprehensive investigations under controlled conditions.

Contacts and gate electrodes were produced from 10 nm Cr and 30 nm Au e-beam (EB-500)-deposited films followed by lift-off. Alumina

dielectrics were produced by e-beam deposition of 2 nm Al that was oxidized in residual oxygen, which served as the seed layer for the subsequent ALD process. Hall bar structures were typically 300 μ m long and 30 μ m wide.

Alternatively, the electrodes on samples 4 and 8 were patterned using 20–30 µm stainless steel or copper shadow masks that were patterned with a focused femtosecond laser. The samples produced using shadow masks have markedly smaller defect densities demonstrating the important role of contamination in the lithography processes (that is, sample 4; Fig. 3).

Sample 1 was produced by selecting a naturally occurring long SEG ribbon that was contacted with prefabricated gold-leaf strips using a micromanipulator.

Transport measurements

Measurements were made on the top-gated samples and on oxygendoped samples. The latter is important to get a high lower bound of the intrinsic mobility and other transport properties of SEG, which top-gated samples cannot provide because of the severe scattering caused by the dielectric.

Cryogenic transport measurements reported in the main text were taken using an Oxford Instruments cryostat, Teslatron PT (300 mK to 305 K) with a maximum magnetic field of 14 T. Measurements were taken using a Keithley 2450 SourceMeter, a Stanford Research SR560 voltage amplifier, a SR830 lock-in amplifier, a voltage amplifier and a DL Instruments 1211 current preamplifier. Four- and two-point measurements were conducted at temperatures ranging from 120 K to 305 K. For each measurement, the temperature was well stabilized, and the magnet was swept from -3 T to +3 T.

Measurements were also taken in a cryogenic probe station (Lakeshore-Model TTPX) with a semiconductor device analyser (Keysight-B1500A) for the FET measurements and for the two- and four-point measurements on unprocessed natural SEG ribbons that were contacted using mechanically transferred prefabricated gold-leaf strips (Fig. 3a, sample 9). Although the charge densities of these devices could not be determined, their properties were consistent with highly pure SEG ribbon when compared with the processed samples in Fig. 3.

Quasi-free-standing graphene

SEG was converted to quasi-freestanding graphene (QFSG) by hydrogen intercalation^{49,51}, which passivates the Si bonds. Surface studies of QFSG (Extended Data Fig. 5) show an essentially perfect graphene lattice structure as expected, and Raman maps confirm that the surface is free of SEG. Transport measurements on QFSG Hall bars (Extended Data Fig. 6) show that at room temperatures, mobilities, charge densities and resistivities are remarkably similar to SEG. However, they are quite different at lower temperatures because of the band gap in the SEG samples. The high mobilities at room temperature are primarily because of the weak electron–phonon interaction¹⁹ and the low defect densities.

QFSG is also important for nanoelectronics because it facilitates a seamless contact between QFSG and SEG, which will be crucial for nanoelectronics because metallic nanoscale contact with SEG will be challenging. Extended Data Fig. 7 shows an example of such a junction, and in Supplementary Information we show transport measurements between graphene and CCS-produced buffer layer. Moreover, a wide range of materials can be intercalated under SEG that can be used to mitigate Schottky barriers between QFSG and SEG as well as provide interconnects in integrated nanostructures.

SEG-graphene junctions

Because metal to graphene contacts are fragile, the concept of semimetallic graphene to SEG contacts has been an essential aspect of epigraphene electronics from the outset^{7,17,40}. Examples of SEG-graphene junction are shown in Extended Data Fig. 7 and in Supplementary Information.

SEG field-effect transistor

The electrical properties of the SEG were measured by characterizing a fabricated top-gated SEG FET. Extended Data Fig. 8a shows a schematic of the device. The transfer curves are plotted in Extended Data Fig. 8b with $V_{\rm ds}$ of 0 V, 1.0 V and 2.0 V. The device shows ambipolar characteristics. As V_{ds} increases, both I_{on} and I_{off} monotonically rise. As shown in Extended Data Fig. 8c, the device exhibits reasonable switching performance with an on-off ratio of about 10^4 at $V_{ds} = 1$ V and $I_{on} = 15$ nA. The threshold voltage (V_{Th}) is -0.21 V, which is extracted by extrapolating the linear regime of the transfer curve to the gate voltage axis. The subthreshold swing (SS) is calculated from SS = $dV_{gs}/d(\log(I_{ds}))$ and is about 155 mV dec⁻¹. Extended Data Fig. 8d shows the output curves of the device. There is a substantial barrier, which is clear from the non-linear behaviour of I_{ds} at high V_{ds} and the large contact resistances. Extended Data Fig. 8e extrapolates the linear rise of the output curve to the baseline, which closely corresponds to the band gap (Fig. 2e). Improving the metal contacts and the quality of the dielectric layer will notably enhance the device performance to approach the theoretical values calculated in Fig. 4.

Data availability

The authors declare that all other data supporting the findings of this study are available in the Article and its Supplementary Information and are also available from the corresponding author on request.

- 50. Palmer, J. et al. Controlled epitaxial graphene growth within removable amorphous carbon corrals. *Appl. Phys. Lett*, **105**, 023106 (2014).
- Riedl, C., Coletti, C., Iwasaki, T., Zakharov, A. A. & Starke, U. Quasi-free-standing epitaxial graphene on SiC obtained by hydrogen intercalation. *Phys. Rev. Lett.* **103**, 246804 (2009).

Acknowledgements Most of the work reported here was performed at the Tianjin International Center for Nanoparticles and Nanosystems (TICNN), which is a research institute at the University of Tianjin campus established in 2015 by L. Ma and W. de Heer and designed by de Heer and constructed by Ma. TICNN has a comprehensive dedicated epigraphene laboratory designed to complement and coordinate with the Georgia Institute of Technology epigraphene project. de Heer was the TICNN director until 2020. At present, he serves as the scientific advisor for the epigraphene projects at the TICNN. We acknowledge the financial support from the Double First-Class Initiative of Their unwavering support in establishing the TICNN centre. L.M. thanks B. von Issendorff of the University of Freiburg. Z. Jiang of the Georgia Institute of financial support, A. Juyal, for his work and C. Berger, Z. Jiang, P. First, J. Hankinson and A. Naeemi for their advice and support. We thank J. P. Turmaud for permission to use excerpts of text and figures in Supplementary Information section 3. W.A.d.H. thanks P.H. de Heer for her encouragement, patience and support.

Author contributions J.Z. contributed to SEG growth, transport measurements, data processing and Supplementary Information section 4. P.J. contributed to STM measurements. data processing and Supplementary Information section 4. Y.L. was involved in materials growth and characterizations, transport measurement and data processing. R.L. contributed to device fabrication, transport measurement and data processing, K.Z. was involved in material characterization, device fabrication and data processing. H.T. contributed to material characterization and device fabrication. B.B. assisted in material growth and characterization and transport measurement. L.H. was involved in material characterization and device fabrication, K.Y. contributed to material characterization and device fabrication, X.X. contributed to material growth and characterization. R.M. edited the Supplementary Information section 4. L.M. initialized, conceptualized and supervised the project at TICNN and contributed to material growth, transport measurements, data analysis, Supplementary Information section 4 and editing of the paper. W.G. and N.D. helped with data and production of Fig. 1a, Fig. 2a,c, Fig. 3e, Extended Data Fig. 1a,b, Extended Data Figs. 2,5, Extended Data Figs. 3,6 and Supplementary Information section 1. W.A.d.H. directed the Georgia Institute of Technology projects and the TICNN transport measurements, analysis of Figs. 3 and 4 and Extended Data Fig. 8e and identified and analysed the stable SEG phase and wrote the paper.

Competing interests The authors declare no competing interests.

Additional information

Supplementary information The online version contains supplementary material available at https://doi.org/10.1038/s41586-023-06811-0.

Correspondence and requests for materials should be addressed to Lei Ma or Walt A. de Heer. **Peer review information** *Nature* thanks Francesca lacopi and the other, anonymous, reviewer(s) for their contribution to the peer review of this work. Peer reviewer reports are available.

Reprints and permissions information is available at http://www.nature.com/reprints.



Extended Data Fig. 1 | **Face-to-face growth of SEG. (a)** Vertical furnace with improved temperature gradient control. **(b)** Overlapped images of the surface of a Si-face seed chip and mirror image of the corresponding C-face source chip (slightly shifted) showing identical complementary topological features, i.e., material removed from the C-face is deposited directly above it on the

Si-face which demonstrates the close interaction between the two chips. (c) Approximate times to grow a buffer layer and to grow 100 nm SiC from the source chip on the seed chip where the latter is more than 10 C cooler than the former.



Extended Data Fig. 2 | **Si-face source to C-face seed growth.** (a) In this inverted geometry SEM images show SEG growth on the Si-face. (b) SEM of the C-face shows an irregular structure. (c) Contrast enhanced optical microscopy shows that the (0001) terraces on the Si-face are small but regular. (d) Contrast

enhanced optical microscopy shows irregular step structure on the C-face which appears to be imposed by large steps (dark lines) the Si-face. Blue lines in (c) and (d) indicate the step directions of the unprocessed chips.



Extended Data Fig. 3 | SEM image a single Si-face of a chip that is processed in a silicon saturated crucible showing the stability of SEG in a Si saturated environment. (a) the surface is largely covered with narrow (0001) terraces covered with SEG (darker areas). The white areas are bare SiC. (b) zoom in of boxed area.



Extended Data Fig. 4 | **AFM measurement of an atomically flat SEG terrace between two approximately 100 nm high substrate steps 300 µm apart.** In a single line scan, spanning this distance, no SiC steps are detected, (these would be at least 250 pm high.) If there were substrate steps anywhere between

the major steps, then this scan would have detected them. Topological 10 μm x 10 μm maps were made at three locations indicated, which did not detect any features larger than 50 pm, i.e., 5 times smaller than the minimal SiC substrate step heights, which verifies that SEG is atomically flat.





Extended Data Fig. 5 | **QFSG characterization.** (a) Low temperature STM of a 20 μ m by 20 μ m area of QFSG produced by hydrogen intercalation shows that it is defect free. (b) Raman map of a 25 μ m × 25 μ m area shows that it is completely covered with graphene with no bare SiC or buffer. The arrow labeled A points to

a region with a I_{2D}/I_G = 3.73 (red scan) and the arrow labeled B points to a region with a I_{2D}/I_G = 1.75 (red scan). Variations of this magnitude are expected for graphene.



Extended Data Fig. 6 | Transport measurements of a QFSG Hall bar. (a) Resistivity versus temperature, (b) Charge density versus temperature (c) Mobility versus temperature. (d) Mean free path versus temperature. Note

the absence of a significant temperature dependence compared with SEG (Fig. 3). Also note that at room temperature, the charge densities and the mobilities are comparable to those of SEG.

200

300

300



Extended Data Fig. 7 | **Example of a seamless SEG/QFSG junction.** The junction was produced by depositing an Al_2O_3 strip, 80 μ m wide, and intercalating hydrogen at 700 C.



Extended Data Fig. 8 | **Characteristics of a SEG field effect transistor.** See also SI. Sec. 4. (a) Schematic of field effect transistor with SEG as channel. (b) Transfer characteristics (I_{ds} , V_{gs}) at bias voltage of 0, 1 and 2 V. (c) Transfer curve of the device at V_{ds} = 1 V and corresponding logarithmic plot. (d) Output characteristic curves of the device. The field effect mobility is μ FET = 22 cm² V⁻¹ s⁻¹.

The large reduction compared with the intrinsic SEC properties is caused by scattering from the dielectric and large contact Schottky barriers. (e) Extrapolation of the linear rise of the output curves correspond well with the STS measured band gap (Fig. 2e).